We have been proposing gallium oxide (Ga 2 O 3 ) as a promising candidate for power device applications because of its excellent material properties and suitability for mass production.
1,2 With a wide bandgap of 4.7-4.9 eV, 3-5 the estimated breakdown electric field of 8 MV/cm for Ga 2 O 3 is about three times larger than those of SiC and GaN. Ga 2 O 3 can be controllably doped to obtain electron densities (n) from semi-insulating to as high as 10 19 cm À3 .
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The extrapolated experimental bulk electron mobility of Ga 2 O 3 reaches a relatively high value of about 300 cm 2 /VÁs for n ¼ 10 15 -10 16 cm À3 , which is typical for the drift layers of vertical power transistors and diodes. 10 This is supported by theoretical calculations showing that the electron effective mass of 0.23-0.34m 0 (m 0 : free electron mass) for Ga 2 O 3 is comparable to those for conventional widegap (3-4 eV) semiconductors. 5, 8, 11 The Baliga's power device figure of merit of Ga 2 O 3 is estimated to be several times larger than those of SiC and GaN based on their material properties, 1 projecting higher breakdown voltages (V br ) and efficiencies for Ga 2 O 3 power devices than their SiC and GaN counterparts. The other important attribute of Ga 2 O 3 is that single-crystal bulk materials can be synthesized by using conventional melt growth techniques such as the floating-zone (FZ), the edge-defined film-fed growth, and Czochralski methods. [12] [13] [14] [15] These technologies, which are currently employed for manufacturing sapphire substrates, will offer Ga 2 O 3 a big advantage over other widegap semiconductors by enabling simple and low-cost mass production of single-crystal native Ga 2 O 3 substrates. Therefore, Ga 2 O 3 power devices have the obvious potential to surpass SiC and GaN in not only device performance but also cost effectiveness.
We have previously demonstrated Ga 2 O 3 metalsemiconductor field-effect transistors (MESFETs) on singlecrystal b-Ga 2 O 3 substrates. 1 The MESFET showed excellent device characteristics such as a three-terminal off-state V br of 250 V and a drain current (I d ) on/off ratio of about four orders of magnitude. However, the device suffered from high contact resistance of source and drain electrodes. In addition, its I d on/off ratio was limited by a small leakage current through the unpassivated Ga 2 O 3 surface. To address these shortcomings, we fabricated Ga 2 O 3 metal-oxide-semiconductor FETs (MOSFETs) in the present work by adopting Si-ion (Si þ ) implantation doping for improved ohmic contacts and atomic layer deposition (ALD) of a dielectric film for surface passivation and gate insulation. Temperature dependences of current-voltage (I-V) characteristics of the Ga 2 O 3 MOSFETs were closely examined to estimate their capability for high-temperature application.
The depletion-mode Ga 2 O 3 MOSFETs were fabricated on Fe-doped semi-insulating single-crystal b-Ga 2 O 3 (010) FZ substrates. A 300-nm-thick n-Ga 2 O 3 channel layer with a nominal Sn doping concentration of 7 Â 10 17 cm À3 was grown by molecular-beam epitaxy at a substrate temperature of 560 C and a growth rate of 0.6 lm/h. Ga and Sn fluxes were, respectively, supplied by Ga metal and SnO 2 powder from conventional Knudsen cells. A gas mixture of ozone and oxygen was used as the oxygen source. The activation energy of Sn in Ga 2 O 3 was estimated to be about 60 meV from the temperature dependence of n; therefore, a little less than half of the Sn dopants were activated in the Ga 2 O 3 epitaxial layer at room temperature (RT). In fact, an effective carrier density (N d -N 
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, followed by 30-min activation annealing at 925 C in a N 2 gas atmosphere by using an infrared-lamp annealing system. The nearsurface region of the implanted areas had a lower Si density due to the nature of the ion implantation process. To expose the highly doped subsurface layer for direct contact with the ohmic metal, a 13-nm-deep recess was performed to the implanted regions by BCl 3 reactive ion etching (RIE) at chamber pressure of 5.0 Pa and plasma power of 100 W prior to evaporation of Ti(20 nm)/Au(230 nm) and liftoff. To further reduce the contact resistance, the Ti/Au metal stack was annealed at 470 C for 1 min in N 2 by using a rapid thermal annealing system. As shown in Fig. 2(a) , the annealed Ti/Au contacts on an implanted Ga 2 O 3 film with Si ¼ 5 Â 10 19 cm
were ohmic with linear I-V behavior whereas the nonannealed ones showed weak Schottky behavior. The specific contact resistance of the annealed electrodes as measured by the circular transmission-line method was as low as 8.1 Â 10 À6 X Á cm 2 , which is comparable to typical values for conventional Ti/Al-based alloyed contacts on n-GaN and/or AlGaN/GaN heterostructures. Cross-sectional transmission electron microscopy (TEM) revealed a defective Ga 2 O 3 region and a reacted Ti-Ga 2 O 3 region at the annealed Ti/Ga 2 O 3 interface [ Fig. 2(b) ]. We speculate that these interfacial reactions contributed to the improved contact ohmicity. Further details of the Si þ implantation doping in b-Ga 2 O 3 and its application to fabrication of low-resistance ohmic contacts have been reported elsewhere. 16 Next, a 20-nm-thick Al 2 O 3 gate dielectric and passivation film was formed on the Ga 2 O 3 layer by plasma-assisted ALD at 250 C using trimethylaluminum and oxygen plasma. The inductively coupled plasma (ICP) power was 300 W, the O 2 gas flow rate was 20 sccm, and the Al 2 O 3 deposition rate was 0.9 Å /cycle. The gate metal was formed with Ti(3 nm)/Pt(12 nm)/Au(280 nm) on top of the Al 2 O 3 film. Probing pads of the source and drain electrodes were subsequently opened by BCl 3 ICP-RIE. We fabricated and characterized two types of devices with a gate length (L g ) of 2 or 4 lm. The gate width, source-drain implant spacing, and diameter of the inner circular drain electrode were 500, 20, and 200 lm, respectively. Figure 3(a) shows the DC I-V curves of the Ga 2 O 3 MOSFET with L g ¼ 2 lm measured at RT. The I d was effectively modulated by the gate voltage (V g ) with good saturation and sharp pinch-off characteristics. The maximum I d was 39 mA/mm for V g ¼ þ4 V. Device self-heating caused by the poor thermal conductivity of the Ga 2 O 3 substrate gave rise to the negative output conductance with increasing drain voltage (V d ). The three-terminal off-state V br , limited by catastrophic dielectric breakdown at the drain side of the gate, was as large as 370 V at V g ¼ À20 V. Figure 3(b) shows the RT transfer characteristics of the MOSFET for V d ¼ 25 V. The I d on/off ratio was extremely high, exceeding ten orders of magnitude with the measured off-state leakage of a few pA/mm reaching the lower limit of the measurement instrument. These Ga 2 O 3 MOSFET characteristics were superior to those of the Ga 2 O 3 MESFETs we had reported previously, 1 which we attribute to not only the large decrease in the contact resistance with Si þ -implanted source and drain electrodes but also the low leakage current owing to the Al 2 O 3 gate dielectric. 
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Next, we investigated the performance of the Ga 2 O 3 MOSFET at elevated temperatures. The temperaturedependent measurements were performed in atmosphere by using an on-chip probing setup equipped with a heated sample stage. Figure 4(a) illustrates the temperature-dependent transfer characteristics of the MOSFET with L g ¼ 2 lm at V d ¼ 25 V. The corresponding I d on/off ratios, defined as the Fig. 4(b) . These device characteristics evolved smoothly with increasing device operating temperature. No kinks or abrupt changes that might be indicative of breakdown events and/or permanent degradation were observed, suggesting stable device operation in the whole temperature range from 25 to 250 C, despite a modest reduction in the maximum I d of approximately 30%. The MOSFET maintained a high I d on/off ratio of approximately 10 4 even at 250 C as shown in Fig. 4(b) . Furthermore, after high-temperature operation at 250 C and cooling down to RT, the MOSFET exhibited fully recovered device characteristics. respectively. The device breakdowns occurred at both temperatures were permanent ones caused by destructive degradation of the Al 2 O 3 dielectrics and gate electrodes. This is consistent with the I d and I g behaviors that increased significantly at the point of V br due to a short-circuiting between the gate and drain electrodes. All these results indicate that the Ga 2 O 3 MOSFET can perform at elevated temperatures up to at least 250 C without noticeable irreversible degradation in electrical characteristics.
In summary, we succeeded in demonstrating depletionmode Ga 2 O 3 MOSFETs on single-crystal b-Ga 2 O 3 (010) substrates. Despite a simple device structure, the MOSFETs with L g ¼ 2 lm demonstrated excellent device characteristics represented by a maximum I d of 39 mA/mm for V g ¼ þ4 V, an I d on/off ratio of over ten orders of magnitude, and a three-terminal V br of 370 V. The devices also showed good performance at 250 C with no significant permanent degradation. These results demonstrate the great potential of Ga 2 O 3 electron devices for power electronics applications in the near future.
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